Why Consider SystemVerilog for Synthesizable RTL
Today, most design verification happens with SystemVerilog-based testbenches or UVM—which leads to the misunderstanding that the language is used solely for verification. The fact is, SystemVerilog has excellent features that can be used for writing synthesizable RTL code. This video—complete with examples—highlights several SystemVerilog features that let you write synthesizable RTL code.
Find more great content from Cadence:
Subscribe to our YouTube channel: / @cadencedesignsystems
Connect with Cadence:
Website: http://www.cadence.com
Facebook: / cadencedesign
LinkedIn: / cadence-design-systems
Twitter: / cadence
About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence® software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s Intelligent System Design strategy helps customers develop differentiated products—from chips to boards to intelligent systems—in mobile, consumer, cloud data center, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more at www.cadence.com.
