Power Signoff for 28-nm FD-SOI at STMicroelectronics

Опубликовано: 16 Июнь 2016
на канале: Cadence Design Systems
526
0

In this 3-minute video, Sylvain Biard, staff CAD engineer at the STMicroelectronics, talks about qualifying Cadence's Voltus™ IC Power Integrity Solution for STMicroelectronics's 28nm FD-SOI technology. Learn about their challenges and process, and how the Voltus tool met their accuracy and performance requirements. Get more details about the Voltus solution here: http://bit.ly/1Uf76PW