UVM Phase Callbacks and Hook Methods

Опубликовано: 29 Апрель 2020
на канале: Cadence Design Systems
6,313
79

​This Training Bytes describes how to use the UVM Simulat​ion Phase Hook methods, phase_started(), phase_ready_to_end() and phase_ended(), and the UVM1.2 phase_state_change() callback to monitor, debug and customize simulation phase execution. We describe the simulation phase state transitions, run-time phase extension without using drain times, and discuss specific issues with run time phasing. We also highlight easy alternatives to these methods for simple debug tasks.


For more information about our courses, visit:
https://www.cadence.com/en_US/home/tr...

For general Product Support, visit https://www.support.cadence.com

Find more great content from Cadence:

Subscribe to our YouTube channel:    / @cadencedesignsystems  

Connect with Cadence:
Website: http://www.cadence.com
Facebook:   / cadencedesign  
LinkedIn:   / cadence-design-systems  
Twitter:   / cadence  

About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence® software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s Intelligent System Design strategy helps customers develop differentiated products—from chips to boards to intelligent systems—in mobile, consumer, cloud data center, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more at www.cadence.com.