Regular Expressions in UVM Configurations
After viewing this video, you will be able to use regular expressions in the instance pathname argument of a UVM configuration set. For the example code mentioned in the video, please search for “Regular Expressions in UVM Configurations” on support.cadence.com.
#learnwithcadence #eda #systemverilog
Connect with Cadence:
Website: https://www.cadence.com
Free Trials: https://www.cadence.com/en_US/home/to...
YouTube: / @cadencedesignsystems
Facebook: / cadencedesign
LinkedIn: / cadence-design-systems
Twitter: / cadence
About Cadence:
Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design™ strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence® customers are the world’s most innovative companies, delivering extraordinary products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. For nine years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at http://www.cadence.com.
