blocking and non-blocking assignment in verilog
In Verilog, blocking and non-blocking assignments are two different ways to assign values to variables.
A blocking assignment, represented by the "=" sign, assigns a value to a variable and waits for the assignment to complete before moving on to the next statement in the code. It means that the next statement in the code will not execute until the current statement has been completely executed.
