#SystemVerilog
Above diagram shows connecting design and test bench with the interface.
An interface is a named bundle of wires, the interface's aim is to encapsulate communication.
Also specifies the,
directional information, i.e modports
timing information, i.e clocking blocks
An interface can have parameters, constants, variables, functions, and tasks.
